
Memory Systems
Architecture and
Performance
Analysis

Spring 2005

ENEE 759H
Lecture2.fm

Bruce Jacob
David Wang

University of
Maryland
ECE Dept.

SLIDE 1


ENEE 759H, Spring 2005

Memory Systems: Architecture and Performance Analysis





DRAM Device Circuits and Architecture

Credit where credit is due:



Slides contain original artwork (© Jacob, Wang 2005)




Overview




DRAM Device Architecture




Storage Cells



3T1C
storage cell



1T1C
storage cell
(classic DRAM)




6T
storage cell
(classic SRAM)

DRAM: Dynamic Random Access Memory


How long does “memory storage” last?

Cell capacitance vs Leakage current




Storage Cell Structure I

plate capacitor




$$C = \epsilon \frac{A}{d}$$


Shrinking DRAM devices
means reduced cross
section (area)






above
silicon in poly




below silicon
surface in trench



Storage Cell Structure II




DRAM Array I




8F² cell


(F = feature size. 90nm etc)






Polycide Bitlines




**Unlayered
DRAM Cell Array**



DRAM Array II




DRAM Array III (folded bitline)




2 Bitline lanes through each cell (larger cell size)

Cell size: typically $8 F^2$

Better noise tolerance (common mode rejection)



DRAM Array IV (Open Bitline)




Dummy structures
at array edges



1 Bitline lane through each cell
Cell size: typically $6 F^2$

Bitline pairs comes from
different array segments


**Challenge: How to get good noise tolerance
AND small cell size?**



Sense Amplifier





Row Access I




selected row (wordline) activated

timeline





Row Access II (sense)




SAN and SAP control signals active
lower NFet more conductive, upper PFet more conductive.
Bitline pairs slammed to opposite voltage rails, then upper
NFet and lower PFet shut off completely.

0 V_{ref}^- V_{ref} V_{ref}^+ 1
Voltage color chart





Row Access III (Restore)




Wordline kept open, now sensing circuit drives the full voltage level "1" back into cell. If the column is selected, data is driven out to rest of the world.

0 V_{ref}^- V_{ref} V_{ref}^+ 1
Voltage color chart





Write (over old data)




Wordline is still open, input write driver drives the full voltage level "0" into cell.

0 V_{ref}^- V_{ref} V_{ref}^+ 1
Voltage color chart




Decoders and Redundancy




**Challenge: How to get good yield and tolerate
some defect?**



Programmable Decoders I




standard decoder (each row has one)




spare decoder (each spare row has one)


⊗ (laser) programmable link



functionally
equivalent to
NOR gate with
output that can
be disabled by
laser (or fuse)





functionally
equivalent to
NOR gate with
inputs that can
be selectively
disabled




Programmable Decoders II


4 address bits select 1 of 16 rows.





Device Control Logic




SDRAM
→
Control Logic
←
FPM



**Remember SAN and SAP?
Something has to control
sequence and timing**




Mode Register




Modern DRAM devices (SDRAM, Direct RDRAM, DDRx SDRAM, etc. have programmable behaviour)


Load value from address bus with special command.





Data I/O




**2N Bit prefetch in DDR SDRAM devices
4N in DDR2 SDRAM devices, and
8N in DDR3 SDRAM devices
Allows “core” to run at slower datarates
while interface datarate cranks up.
drawback - minimum burst lengths
(loss of “randomness”)**



SDRAM Device




Find bank 0, row 0x02F1, column 0x0EA and get an A




Package and Pincount I

	2004	2007	2010	2013	2016
Semi Generation (nm)	90	65	45	32	22
High Perf. device pin count	2263	3012	4009	5335	7100
High Perf. device cost (cents/pin)	1.88	1.61	1.68	1.44	1.22
Memory device pin count	48-160	48-160	62-208	81-270	105-351
Memory device pin cost (cents/pin)	0.34 - 1.39	0.27 - 0.84	0.22 - 0.34	0.19 - 0.39	0.19 - 0.33


ITRS Roadmap



Package Evolution
(higher pin count, higher datarate)
(higher costs, testing etc.)



Package and Pincount II



SDRAM “Same pinout”, except for data bus



Process Technology

